shows the layout of the flip chip and the bumps on the chip. A circumferential daisy chain connection is integrated for each of the solder sphere sizes and each chip can be connected for online measurements during reliability or EM testing. The AlCu0.5 trace interconnection on the die is 1 µm thick, the Ni-P UBM 5 µm (with flash gold on top). Two different types of substrate were used for the experiments. On one hand, it was the aim of the substrate structuring that low-cost, standard processes of subtractive PCB technology be used. This meant that for passivation reasons, a solder mask had to be applied after etching the circuitry. As a final surface finish, ENIG was selected and the copper trace on the PCB is 9 µm thick, coated with 5 µm Ni and flash gold. As shown in [3] , the solder mask seems to have a negative effect on the long term reliability of the solder joints, when solder spheres with a diameter less than 50 µm are used. Because of this, a second test specimen based on thin film ceramic technology was employed, in order to overcome the limitations of the solder mask. The wettable areas (flash gold) of the thin film ceramic substrate are of high precision. The layout of the PCB and the layout of the thin film substrate are shown in figure 2.
Fig 2:
Layout of the test PCB with solder mask and the ceramic test coupon. During flip chip soldering, a circumferential daisy chain will be formed.
The flip chips were placed onto the substrates using an automated assembly machine with 10 µm placement accuracy at 3 Sigma and reflowed after flux activation. The gap between chip and substrate was filled with high performance underfill material using a standard dispensing process and then thermally cured. Table 1 summarizes the employed tests. The current density values are calculated by dividing the applied current by the area of the UBM metallization of the chip. The chip temperature T chip has been measured on the die surface above the current carrying daisy chain; the solder bump temperature (T bump ) was somewhat higher. The sample size was n=12 for each EM test.
Results
Figures 3 to 9 show the results for humidity temperature bias tests, high temperature storage, and temperature cycling. The single failure after 4268 temperature cycles can be considered as an early failure. Due to the only moderate CTE mismatch between chip and substrate and the excellent properties of the employed high performance underfill, the temperature cycling performance is very good. Flip chips with 30 µm on thin film ceramic showed no failures during 1000 temperature cycles between -55 °C/+125 °C (end of test). Figure 9 shows the element mapping for Ni, Sn, and Ag for a flip chip with 30 µm solder bump on thin film ceramic after 1000 temperature cycles according to MIL-STD883H (SE = secondary electrons). There is still ductile solder material in the middle of the bump. As the bump size decreases, the ratio of solder volume to surface area decreases, thus the IMCs with similar thicknesses on both interfaces will constitute a larger portion of the bump. However, after high temperature storage or thermal cycling, we found still ductile solder in the center of all analyzed solder bumps, confirmed by EDX. Ductile material is especially advantageous if parts with a large mismatch of the coefficients of thermal expansion (CTE) are joined together.
After the EM experiments, the samples were ground and polished towards the center of the solder joint. Shown in figure 10 are typical cross-section images for flip chips with 60 µm solder bumps on thin film ceramic after EM testing. Interfacial intermetallic compounds in the solder bump joints were formed during reflow soldering already. The direction of electron flux is marked with small arrows in the images.
The impact of the current crowding is apparent in the figures as indicated by the dissolution of IMC and UBM. Ni is seen within the bump, suggesting that Ni is driven into the solder bump by the electron flux. The migration direction of Ni is the same as the electron flow. No voids or cracks at the interface could be found, however. We contribute this to the lower chip temperature (about 154.4 °C) of the ceramic test coupons (due to better cooling) in comparison to the flip chips on PCB where the Joule heating generated by Al trace and bump structures elevated the test temperature much more. Therefore, with the same EM testing condition, the life time of the PCB test coupons must be shorter than the life time of the ceramic test coupons. Backscatter Electron (BSE) image mode of scanning electron microscope (SEM) and optical micrographs (not shown here) indicate slight changes in the morphology only. EDX analysis revealed the movement of Nickel due to momentum transfer between conducting electrons and metal atoms [4] . The figures in the second row show a bump stressed with current in the opposite direction as in the top row.
The thinnest region of the UBM is located at the entrance of the current flow into the bump, where the current density has the highest value (current crowding). The extent of EM where the electron flow enters the UBM is therefore more severe than in other places in the metallization at the cathode side.
The 30 µm, 40 µm, and 50 µm solder bumps on thin film ceramic did not show strong EM effects because the bump temperature was lower than in the case of bumps with 60 µm diameter.
e - Figure 11 shows the void propagation at the cathode side, at which current crowding and Joule heating enhanced the EM phenomenon.
Shown in figure 12 are typical cross-sectional micrographs for flip chips with 60 µm solder bumps on PCB after EM testing. The direction of electron flux is marked with arrows in the images. As can be seen from these images, failures are caused by the growth of voids and cracks at either the UBM/solder interface at the chip side or the Ni/solder interface at the PCB side. The crack at the cathode side propagated completely through the solder joint ( fig. 11+12 ), causing the connection tp eventually fail. The UBM at the anode side is still faultless, as can be seen from the distribution of Ni and Sn in figure 12 . The figures in the second row show a bump stressed with current in the opposite direction as in the figures in the top row.
The impact of the current crowding is obvious. Ni has been found within the solder bump (see figure 10 and 24), suggesting that Ni is driven into the solder bump by the electron flux. Electromigration caused atomic accumulation at the anode side, and vacancy condensation, UBM consumption, and void formation at the cathode side. It is noticeable that these voids were primarily generated in the current crowding region. It can be concluded that these voids did spread across the contact area over time and finally caused failure of the solder joint by crack propagation, compare figure 11.
Joule heating due to current flow develops a non-uniform temperature distribution in the solder bumps, which could induce thermomigration, driven by temperature gradients, if large enough. [5] In our case EM played the crucial role in driving migration since the temperature gradient between chip side and substrate was not extremely high (estimated 800 °C / cm).
The cumulative distribution of failure data for die with 60 µm solder balls on PCBs are illustrated in figure  13 . The time to failure data appear to follow a Weibull distribution quite closely for all test conditions. The most benign testing condition (28 °C ambient temperature, see table 2, has resulted in zero failures during 8000 hours test time, as expected. The failure data from the other EM tests can be used to determine the parameters of the modified Black's equation [6] :
Once the mean time to failure (MTTF) is determined in this empirical relationship with the EM tests according to table 2, the constant A, the current density exponent n, and the activation energy E a can be determined, as described in [7] and [8] .
The current carrying capacity for a certain operating life time (for instance 100,000 hours 11.4 years) and failure rate can be determined using the method outlined in [7] and [8] . Designers need to take into account maximum allowable current per solder joint for a given operating temperature and lifetime requirement. The projected lifetime and allowed currents are best used with some caution when assessing a product with the same design and material composition as the test vehicle.
Discussion
Ductile SnAgCu solder material in the center of the solder joint [1] , see figure 5 , 7, and 9, and high performance underfill [3] contribute to good reliability during temperature cycling. The solder alloy in those very tiny solder bumps makes EM testing mandatory, as high current densities and high temperatures are expected. Work performed by other authors shows that EM performance can be improved by transforming Sn into tin-copper intermetallics (IMCs) [9] . If, as in our experiments, parts with large CTE mismatch are used, thermal cycling performance would decrease dramatically due to the low ductility of the intermetallic compounds [10] .
One significant problem is that EM is influenced by a wide variety of physical phenomena and depends on a large number of intrinsic and extrinsic effects. [11] Errors in lifetime estimation arise from the assumption that the fitting parameters A, n, and E a obtained from the accelerated EM tests can be directly applied for the lifetime extrapolation without consideration of additional temperature due to Joule heating and pre-existing stress dependencies [4] .
For solder bump interconnects with current crowding, electromigration will follow the peak current density as can be concluded from figure 11 and figure 12 . In addition to that, the underfill material above the glass transition temperature T G has different properties than below T G which might have an impact on the life time of the flip chip assemblies as well.
Summary and Conclusion
It is clear that characterizing EM is a rather complex and challenging task [4] . The results indicate: Current density and particularly bump temperature are the most important drivers during EM testing. The failure progress by current stressing can be divided into three phases: First, the incubation time with vacancy accumulation [12] . Second, the decrease of contact area at the cathode side occurred by solder depletion and/or void formation and growth where current crowding was present. Third, after reduction of contact area, the solder joint degraded seriously -presumably due to resistance increase and self-heating, accelerating the EM (and likely TM) of solder. And finally, at least in some cases, causing the solder to melt [13] , and then the solder joint was electrically opened.
Solder joints with 50 µm, 40 µm bumps or 30 µm bumps on thin film ceramic showed low degradation during EM testing due to lower bump temperatures because ceramic distributes the heat very well. Voids did not form at the cathode interface during the first 1000 hours, only intermetallic compound (IMC) dissolution and metallization consumption was observed.
This work established the importance of measuring the actual temperature very close to or underneath the solder bump preferably at the chip side and the substrate side in order to understand the EM and thermomigration behavior better. As a general assumption, our test data are sufficient to provide an overlook of the EM performance of the solder connections.
In conclusion, the investigated test coupons with ultra fine-pitch flip chips employing SAC305 solder spheres with diameters down to 30 µm have a sufficient reliability and electromigration lifetime for most applications.
Future developments
PCBs in semi-additive or additive technology could enable further miniaturization of pitch and bump size and resins with lower CTE enhance temperature performance further [14] .
Lifetime under EM stress conditions presumably can be enhanced using alternative UBM materials like Co-W [15] or specialty solder alloys [16] .
